


University of Mumbai
Examination 2021 under Cluster 06
(Lead College: Vidyavardhini's College of Engg Tech)
Examination for Direct Second Year Students Commencing from 10th April 2021
Program: **Electronics Engineering**
Curriculum Scheme: Rev 2019
Examination: SE Semester III (For DSE Students)
Course Code: ELC302 and Course Name: Electronic Devices and Circuits I
Time: 2 hour Max. Marks: 80


Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
1.	The <i>PN</i> junction allows current flow when
Option A:	<i>p</i> -type is more positive than the <i>n</i> -type
Option B:	<i>n</i> -type is more positive than the <i>p</i> -type
Option C:	both the <i>n</i> -type and <i>p</i> -type have the same positive potential
Option D:	both the <i>n</i> -type and <i>p</i> -type have the same negative potential
2.	In a <i>PN</i> junction the potential barrier is due to the charges on either side of the junction, these charges are
Option A:	Majority carriers
Option B:	Minority carriers
Option C:	Majority and minority carriers
Option D:	Fixed donor and acceptor ions
3.	Which of the following statement is incorrect?
Option A:	Output of <i>CE</i> amplifier is out of phase with respect to its input
Option B:	<i>CC</i> amplifier is a voltage buffer
Option C:	<i>CB</i> amplifier is a voltage buffer
Option D:	<i>CE</i> amplifier is used as an audio (low frequency) amplifier
4.	The Hybrid-parameters analysis gives correct results for
Option A:	large signals only
Option B:	small signals only
Option C:	both large and small signals
Option D:	Not large nor small signals
5.	How many <i>h</i> -parameters are there for a transistor?
Option A:	Two

Option B:	Three
Option C:	Four
Option D:	Five
6.	The h_{fe} parameter is called _____ in CE arrangement with output short circuited.
Option A:	Voltage Gain
Option B:	Current gain
Option C:	Input impedance
Option D:	Output impedance
7.	How many h-parameters of a transistor are dimensionless?
Option A:	Four
Option B:	Two
Option C:	Three
Option D:	One
8.	In bipolar junction transistor (BJT) the Early effect is due to :-
Option A:	Decrease in width of the emitter due to reverse bias of collector-to-base junction
Option B:	Decrease in width of the base due to reverse bias of collector-to-base junction
Option C:	Decrease in width of collector due to reverse bias of collector-to-base junction
Option D:	Temperature variations resulting in thermally generated minority carriers
9.	In PNP bipolar junction transistor (BJT), stream of current in active region is due to :-
Option A:	Drift of holes
Option B:	Drift of electrons
Option C:	Diffusion of holes
Option D:	Diffusion of electrons
10.	In a bipolar junction transistor (BJT) if $\beta = 100$ & collector current (I_C) is 30 mA then what is the value of base current (I_B) ?
Option A:	0.3mA
Option B:	0.03 mA
Option C:	30 μ A
Option D:	0.3 μ A
11.	In bipolar junction transistor (BJT) which mode of operation is not commonly used in real life applications?
Option A:	The inverse / reverse mode of operation
Option B:	The cut-off mode of operation
Option C:	The saturation mode of operation
Option D:	The forward active / linear mode of operation
12.	The MOSFET is almost ideal as switching device because
Option A:	It has longer life
Option B:	It works progressively
Option C:	It consumes low power
Option D:	It has linear characteristics


13.	MOSFET turn on when
Option A:	$V_{GS} > V_T$
Option B:	$V_{GS} < V_T$
Option C:	$V_{GS} = 0$
Option D:	$V_{DS} = V_T$
14.	The small signal output resistance of r_o of MOSFET is
Option A:	$[\lambda I_{DQ}]^{-2}$
Option B:	$[\lambda I_{DQ}]^{-1}$
Option C:	$[\lambda I_{DQ}]^{-3}$
Option D:	$[\lambda I_{DQ}]^{+1}$
15.	Which of the following device has the highest input impedance?
Option A:	JFET
Option B:	MOSFET
Option C:	Crystal Diode
Option D:	BJT
16.	What is the equation of V_G for n-channel E-MOSFET in Voltage divider bias configuration?
Option A:	$V_G = [R_2/(R_1+R_2)]V_{DS}$
Option B:	$V_G = [R_1/(R_1+R_2)]V_{DD}$
Option C:	$V_G = [R_1 R_2/(R_1+R_2)]V_{DS}$
Option D:	$V_G = [R_2/(R_1+R_2)]V_{DD}$
17.	Biasing used in E- MOSFET
Option A:	Fixed bias, self-bias, collector to Base bias, voltage divider bias
Option B:	Fixed bias, collector to Base bias, voltage divider bias
Option C:	Feedback bias ,voltage divider bias
Option D:	Self-bias , collector to Base bias, voltage divider bias
18.	In MOSFET, which terminal is electrically isolated from the entire device structure?
Option A:	Source (S)
Option B:	Drain (D)
Option C:	Gate (G)
Option D:	Bulk or Body or Substrate (SS)
19.	Which is the most suitable biasing circuit for CE Amplifier design?
Option A:	Fixed Bias
Option B:	Fixed bias with R_E
Option C:	Collector to base bias
Option D:	Voltage divider bias
20.	In design of filters, which of these has the lowest value of ripple factor (γ) ?
Option A:	Capacitor (C) Filter
Option B:	Inductor (L) Filter

Option C:	Inductor & Capacitor (L-C) Filter
Option D:	C-L-C or 'π' Filter

Q2 (20 Marks)	
Q.2 A)	Solve any two out of three (5 marks each)
1.	Describe the V-I characteristic of P-N Junction diode with neat labeled diagram.
2.	<p>The DC load line of fixed bias is shown in fig below Determine the required value of VCC, RC and RB for the fixed Bias circuit.</p>  <p style="text-align: center;">Fig. 1</p>
3.	Explain Bias compensation for BJT(bipolar Junction Transistor).
Q.2 B)	Solve any one question out of two (10 marks each)
1	Design single stage CE amplifier for the following specification $AV \geq 100$, $V_o = 2.5\text{ V}$, $f_L = 20\text{ Hz}$, stability factor $S = 10$, use transistor BC147A. $h_{fe} = 220$, $h_{ie} = 2.7\text{ K}\Omega$ and $V_{CE(SAT)} = 0.25\text{ V}$
2.	For the circuit shown below in Fig. 2, calculate A_v , R_i , R_o .



Q3. (20 Marks)	Solve any Two Questions out of Three (10 marks each)
A	<p>For the given BJT circuit in fig 3.a, find Voltage Gain, Input Resistance and output resistance.</p> <p style="text-align: center;">Fig 3.a</p>
B	<p>For the voltage divider bias circuit using N-channel E-MOSFET shown in Fig. 3.b, calculate Q – point where $Q = [V_{DSQ}, I_{DQ}]$.</p>



C	Design a single stage CE amplifier with $f_L=10$ Hz, Voltage gain A_V is 80 output voltage $V_o=4.5$ V and stability factor $S=8$. Use BC147A having $h_{fe}=220$, $h_{ie}=2.7K\Omega$ and $V_{CE(SAT)}=0.25V$.
---	--

University of Mumbai
Examination 2021 under Cluster 06
(Lead College: Vidyavardhini's College of Engg Tech)

Examination for Direct Second Year Students Commencing from 10th April 2021

Program: **Electronics Engineering**

Curriculum Scheme: Rev 2019

Examination: SE Semester III (For DSE Students)

Course Code: ELC302 and Course Name: Electronic Devices and Circuits I

Time: 2 hour

Max. Marks: 80

Q1:

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	A
Q2.	D
Q3.	C
Q4	B
Q5	C
Q6	B
Q7	B
Q8.	B
Q9.	C
Q10.	A
Q11.	A
Q12.	C
Q13.	A
Q14.	B
Q15.	B
Q16.	D
Q17.	C
Q18.	C
Q19.	D

Q20.	D
------	---

Important steps and final answer for the questions involving numerical example

Q2(A)(2):

Q.2.2) For the Fixed Bias circuit
 A) From the Load Line, we get
 $[V_{CC} = 16V \quad I_{Cmax} = 8mA]$

$$\therefore R_B = \frac{V_{CC} - V_{BE}}{I_{BQ}}$$

$$= \frac{16 - 0.7}{20 \mu A}$$

$$R_B = 765 k\Omega$$

$$R_C = \frac{V_{CC} - V_{CE}}{I_{CQ}}$$

$$R_C = \frac{16 - 8}{4mA}$$

$$R_C = 2 k\Omega$$

Q.2(B) (2):-

DC Analysis

$$V_{B1SQ} = V_{B1} - V_{S1} = V_{B1} - I_{D1}R_S$$

$$V_{B1} = \frac{R_2}{R_1 + R_2} \times V_{DD} = \frac{10}{40 + 10} \times 30$$

$$V_{B1} = 6V \rightarrow \textcircled{1}$$

$$V_{B1SQ} = (6 - 1.2I_{D1Q})$$

$$I_{D1Q} = K [V_{B1SQ} - V_T]^2$$

$$= 0.4 [6 - 1.2I_{D1Q} - 3]^2$$

$$I_{D1Q} = 0.4 [9 - 7.2I_{D1Q} - 1.44I_{D1Q}^2]$$

$$1.44I_{D1Q}^2 - 9.7I_{D1Q} + 9 = 0$$

$$I_{D1Q} = 1.11mA \rightarrow \textcircled{2}$$

$$V_{B1SQ} = 6 - (1.2 \times 1.11) = 4.668V \rightarrow \textcircled{3}$$

$$g_m = 2K(V_{B1SQ} - V_T)$$

$$= 2 \times 0.4(4.668 - 3)$$

$$g_m = 1.33mA/V \rightarrow \textcircled{4}$$

AC Analysis \Rightarrow Draw Small signal eqⁿ ckt

$$R_i = R_1 \parallel R_2 = 40 \parallel 10$$

$$R_i = 8M\Omega$$

$$R_o = R_d \parallel R_D = 40k \parallel 3.3k$$

$$R_o = 3.048k\Omega$$

$$A_v = -g_m(R_d \parallel R_o)$$

$$= -1.33(40k \parallel 3.3k)$$

$$A_v = -4.054$$

Q.3 A) Given $\Rightarrow \beta = 150$ $V_A = \infty$

DC Analysis.

$$V_{th} = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{16}{68 + 16} \times 12 = 2.29V$$

$$R_B = R_1 \parallel R_2 = 12.95k\Omega$$

$$I_{BQ} = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta)R_E} = 9.7\mu A$$

$$I_{CQ} = \beta I_{BQ} = 1.47mA$$


$$V_T = 26mV \quad r_{\pi} = \frac{V_T}{I_{CQ}} = 2.67k\Omega$$

$$g_m = \frac{I_{CQ}}{V_T} = 56.15mA/V$$

$$r_o = \frac{V_A}{I_{CQ}} = \infty$$

Small Signal Analysis.

Draw the small signal model



Q.3(B)

Q.3 B) E-MOSFET Voltage divider Biasing

$$K_n = \frac{I_{D(ON)}}{[V_{GS(ON)} - V_{GS(TH)}]^2} = \frac{3mA}{[10-5]^2} = 0.12$$

$$V_{GS} = V_{TH} - I_D R_S = 16 - 0.82 I_D \rightarrow (2)$$

$$I_D = K_n [V_{GS} - V_{GS(TH)}]^2 \rightarrow (3)$$

$$I_D = 0.12 [16 - 0.82 I_D - 5]^2 \rightarrow (4)$$

$$\text{Hence } I_D = 6.725mA \rightarrow (5)$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S) = 40 - 6.725 [3 + 0.82]$$

$$V_{DS} = 14.31V$$

$$Q [V_{DS}, I_D] = [14.31V, 6.725mA]$$

$$R_i = r_{\pi} = 2.67k\Omega$$

$$R_i' = R_B \parallel R_i = 2.67k \parallel 12.95k = 2.21k\Omega$$

$$R_o = \infty$$

$$R_o' = R_C = 3.3k$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m V_{th} R_C}{V_T}$$

$$= -g_m R_C$$

$$= -56.15 \times 3.3$$

$$A_v = -185.3$$

