K. J. Somaiya Institute of Engineering and Information Technology Sion, Mumbai - 400022

NAAC Accredited Institute with 'A' Grade

NBA Accredited 3 Programs (Computer Engineering, Electronics & Telecommunication Engineering and Electronics Engineering) Permanently Affiliated to University of Mumbai

EXAMINATION TIME TABLE (JUNE 2021)

PROGRAMME - T.E. (Electronics & Telecommunication)(REV. -2016) (Choice Based)

SEMESTER - V

Days and Dates	Time	Course Code	Paper
Wednesday, June 16, 2021	11.30 a.m to 1.30 p.m	ECC501	Micropocessor & Peripherals Interfacing
Friday, June 18, 2021	11.30 a.m to 1.30 p.m	ECC502	Digital Communication
Monday, June 21, 2021	11.30 a.m to 1.30 p.m	ECC503	Electromagnetic Engineering
Wednesday, June 23, 2021	11.30 a.m to 1.30 p.m	ECC504	Discrete Time Signal Processing
Friday, June 25, 2021	11.30 a.m to 1.30 p.m	ECCDLO 5011	Elective I : Microelectronics
Friday, June 25, 2021	11.30 a.m to 1.30 p.m	ECCDLO 5012	Elective I: TV & Video Engineering
Friday, June 25, 2021	11.30 a.m to 1.30 p.m	ECCDLO 5013	Elective I : Finite Automata Theory
Friday, June 25, 2021	11.30 a.m to 1.30 p.m	ECCDLO 5014	Elective I : Data Compression & Encryption

Important Note: • Change if any, in the time table shall be communicated on the college web site.

Mumbai 20th May, 2021 PRINCIPAL

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: BE Electronics and Telecommunication Engineering

Curriculum Scheme: Rev-2016 Examination: TE Semester V

Course Code: ECC501 and Course Name: Microprocessor and Peripherals Interfacing
Time: 2 hour

Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
1.	A computer program that translates high level programming language code to machine level code is
Option A:	Assembler
Option B:	Compiler
Option C:	Interpreter
Option D:	Converter
2.	8086 microprocessors can access IO ports.
Option A:	16K
Option B:	8K
Option C:	32K
Option D:	64K
3.	8086 microprocessor has byte prefetch queue in bus interface unit.
Option A:	6
Option B:	4
Option C:	3
Option D:	2
4.	Memory Segmentation permits the programmer to access 1MB memory using only bit address.
Option A:	8
Option B:	16
Option C:	32
Option D:	20
5.	Which flag is set/reset for auto incrementing/decrementing modes of SI and DI
	during string operations in an 8086 microprocessor?
Option A:	DF
Option B:	OF
Option C:	IF
Option D:	TF
6.	The result of MOV AL, 58
Option A:	store 0101 1000 in AL
Option B:	store 58 H in AL

Option C:	store data from memory 58 to AL
Option D:	store 0011 1010 in AL
option B.	Store doil 1010 m/12
7.	The instruction that loads an effective address formed by destination operand into
/ .	the specified source register is
Option A:	LEA
Option B:	LDS
Option C:	LES
Option D:	LAHF
Орион В.	
8.	Which of the following instructions gives 2's complement of the number?
Option A:	DAA
Option B:	NEG
Option C:	DAS
Option D:	CMP
9.	How many channels are present in one DMA Controller IC 8257?
Option A:	2
Option B:	4
Option C:	6
Option D:	8
5 p 11 0 11 1	
10.	In control word format of 8254, if RL1=1, RL0=1 then the operation performed is
Option A:	read/load least significant byte only
Option B:	read/load most significant byte only
Option C:	read/load LSB first and then MSB
Option D:	read/load MSB first and then LSB
5 p 11 0 11 = 1	
11.	How many ICW (Initialization Command Word) are present in 8259?
Option A:	2
Option B:	4
Option C:	6
Option D:	8
12.	Which of the following is a bidirectional I/O mode in 8255?
Option A:	Mode 0
Option B:	Mode 1
Option C:	Mode 2
Option D:	BSR
13.	Exit Condition for LOOP instruction is
Option A:	AX = 0000H
Option B:	BX=0000H
Option C:	CX=0000H
Option D:	DX=00000H
14.	Instruction Queue is used for
Option A:	Pipelining
Option B:	Memory Segmentation

Option C:	Memory Banking
Option D:	Memory Interfacing
	3
15.	The function of S5 pin is to
Option A:	Give status of Interrupt Enable Flag
Option B:	Give status of Trap Flag
Option C:	Give status of Direction Flag
Option D:	Give status of Sign Flag
16.	The time taken by the ADC from the active edge of SOC pulse till the active edge of EOC signal is referred as
Option A:	Conversion delay
Option B:	Settling time
Option C:	Take off time
Option D:	output time
17.	In ADC, the ALE is used to
Option A:	start conversion
Option B:	stop conversion
Option C:	provide clock
Option D:	Latch Channel number
18.	Which of the following signals is used to select the ODD memory bank in 8086?
Option A:	ALE
Option B:	Active low BHE
Option C:	A0
Option D:	MEMR
19.	How many address lines a memory chip of 1K capacity will have?
Option A:	8
Option B:	10
Option C:	11
Option D:	12
20.	The BUSY signal of 8087 is connected with pin of 8086.
Option A:	TEST
Option B:	HOLD
Option C:	INTR
Option D:	QS0

Q2	Solve any Two Questions out of Three 10 marks each
A	Write a Program to find strength of Positive and Negative numbers among the series of 10 signed numbers.
В	Explain the Interrupt structure of 8086 Microprocessor.
С	Explain Various operating modes of 8255 PPI.

Q3.	
A	Solve any Two 5 marks each
i.	Explain the instruction pipelining features of 8086. Give its advantages and its disadvantages.
ii.	Explain the need of assembly language and compare with high level languages.
iii.	If 16k RAM (2 chips of 8k each) are interfaced with 8086. Assuming that physical address of RAM is 00000H, what will be the starting and ending address of each chip?
В	Solve any One 10 marks each
i.	Explain Maximum Modes of 8086 Microprocessor. Draw timing diagram for Read operation in maximum Mode.
ii.	Draw and explain the interfacing of DAC 0809 with 8086 microprocessor using 8255. Also write an assembly language program to generate square wave.

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: BE Electronics and Telecommunication Engineering

Curriculum Scheme: Rev-2016 Examination: TE Semester V

Course Code: ECC501 and Course Name: Microprocessor & Peripherals Interfacing

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	В
Q2.	D
Q3.	A
Q4	В
Q5	A
Q6	D
Q7	A
Q8.	В
Q9.	В
Q10.	С
Q11.	В
Q12.	С
Q13.	С
Q14.	A
Q15.	A
Q16.	A
Q17.	D
Q18.	В
Q19.	В
Q20.	A

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2016 Examination: Third Year Semester V

Course Code: ECC502 and Course Name: Digital Communication

	Choose the correct option for following questions. All the Questions are
Q1.	compulsory and carry equal marks 40
1.	Let X be a real-valued random variable with $E[X]$ and $E[X^2]$ denoting the mean
1.	values of X and X^2 , respectively. The relation which always holds
Option A:	$(E[X])^2 > E[X^2]$
Option B:	$E[X^2] \ge (E[X])^2$
Option C:	
Option C:	$E[X^2] = (E[X])^2$ $E[X]^2 > (E[X])^2$
Option D.	$ E[X] ^2 > (E[X])^2$
	What does the central limit theorem state?
2.	What does the central limit theorem state?
Option A:	if the sample size increases sampling distribution must approach normal distribution
Option B:	if the sample size decreases then the sample distribution must approach normal distribution
Option C:	if the sample size increases then the sampling distribution much approach an exponential distribution
Option D:	if the sample size decreases then the sampling distribution much approach an exponential distribution
3.	The value of the probability density function of random variable is
Option A:	Positive function
Option B:	Negative function
Option C:	Zero
Option D:	One
4.	The source encoder has H=1.75 bits/Message and N=2 bits/Message. Then coding
	efficiency is,
Option A:	87.5 %
Option B:	90 %
Option C:	50 %
Option D:	20 %
5.	When Information increases then
Option A:	Probability also increases
Option B:	Probability has no relation with information
Option C:	Probability remains constant
Option D:	Probability decreases
6.	Huffman and Shannon Fano coding are types of
Option A:	Channel coding

Examinations Commencing from 15th June 2021 to 26th June 2021

	Examinations Commencing from 15 June 2021 to 20 June 2021
Option B:	Source coding
Option C:	Error control codes
Option D:	Error correction code
7.	The generator polynomial for cyclic codes with dimension (6,3) is,
Option A:	x+1
Option B:	x^2+2x+1
Option C:	x^3+x+1
Option D:	2x+1
8.	The no of errors detected s and no. of errors corrected t for dmin=3
Option A:	s=2, t=1
Option B:	s=2, t=2
Option C:	s=1, t=1
Option D:	s=3, t=1
орион 2.	
9.	If the sum of any two code vectors produces another code vector the code is
	called as .
Option A:	Linear
Option B:	Non linear
Option C:	Summative
Option D:	Cyclic
Орион В.	Cyclic
10.	Which of the following techniques is used for generation of convolutional codes?
Option A:	Tree Diagram
Option B:	Huffman coding
Option C:	Generator matrix
Option D:	Shannon Fano coding
орион В.	Shamon rano coamg
11.	For convolutional encoder, the no. of message bits K considered for encoding at a
11.	time are
Option A:	K=2
Option B:	K=4
Option C:	K= 1
Option D:	K=5
Option D.	
12.	The binary modulation format which has better error performance is
Option A:	ASK
Option B:	FSK
Option C:	PSK
Option D:	FSK and ASK
<u> Ծրասու </u>	TOX and AOX
13.	The bandwidth of BFSK is than BPSK.
Option A:	Lower Same
Option B:	I MAINE
Option C:	Higher

Examinations Commencing from 15th June 2021 to 26th June 2021

	Examinations Commencing from 15 June 2021 to 20 June 2021
Option D:	Not predictable
14.	The M- Ary modulation is preferred over binary modulation due to
Option A:	Improved noise performance
Option B:	Improved bandwidth efficiency
Option C:	Improved sensitivity
Option D:	Decreased BER
15.	Constellation diagram is used to find,
Option A:	Bandwidth
Option B:	Spectral efficiency
Option C:	Noise performance
Option D:	Power
16.	The process of converting digital symbols into suitable waveform is known as,
Option A:	Source coding
Option B:	Channel coding
Option C:	Line coding
Option D:	Correlative coding
17.	Raised cosine filter with roll off factor ρ = 1 gives the transmission band width B _T
	equal to
Option A:	2 W
Option B:	0.5W
Option C:	1W
Option D:	1.5W
18.	Eye diagram is used to find,
Option A:	Data rate of source
Option B:	Entropy
Option C:	Mutual Information
Option D:	ISI introduced by channel
19.	Matched filters may be optimally used only for .
Option A:	Gaussian noise
Option B:	Transit time noise
Option C:	Flicker
Option D:	Shot Noise
20.	The optimum filter which gives maximum SNR in presence of white noise is,
Option A:	Nyquist filter
Option B:	Duobinary filter
Option C:	Integrator
Option D:	Matched filter

Examinations Commencing from 15th June 2021 to 26th June 2021

Q2	Solve any Two Questions out of Three 10 marks each
A	Explain the following terms and give their significance (i) Mean (ii) Central moment (iii) Variance (iv) Standard deviation
В	Consider source alphabet of DMS having source symbols with their respective probabilities 0.40, 0.20,0.12,0.08,0.08 and 0.04 i) Find Entropy of source ii) Find average codeword length iii) Determine coding efficiency iv) Comment on the result
С	Over a long transmission line draw the following data format for the binary sequence 10011101011. i) Unipolar NRZ ii) Polar RZ iii) Manchester iv) AMI Select the best and justify the answer.

Q3	Solve any Two Questions out of Three	10 marks each
A	Consider a convolution encoder with the constraint $g^1=\{1,0,1\}$ and $g^2=\{0,1,1\}$. Find the code vector for the 11010 using time domain approach. Verify the code vector approach.	e message stream
В	Explain 16-ary PSK with respect to the following terms i) Modulator and demodulator ii) Power spectral density and bandwidth	
С	Derive an expression for probability of matched filter.	

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev 2016 Examination: Third Year Semester V

Course Code: ECC502 and Course Name: Digital Communication

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	В
Q2.	A
Q3.	A
Q4	A
Q5	D
Q6	В
Q7	С
Q8.	A
Q9.	A
Q10.	A
Q11.	С
Q12.	С
Q13.	С
Q14.	В
Q15.	С
Q16.	С
Q17.	A
Q18.	D
Q19.	A
Q20.	D

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2016 **Examination**: Third Year Semester V

Course Code: **ECC503** and Course Name: **Electromagnetic Engineering**

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
1.	If a negative charge is absent, then where do the flux lines terminate?
Option A:	At zero
Option B:	At unity
Option C:	At infinity
Option D:	At radial field
2.	Divergence theorem is applicable for
Option A:	Static fields only
Option B:	Time varying fields only
Option C:	Both static and time varying fields
Option D:	Not applicable to any field
3.	The capacitance of a material refers to
Option A:	Ability of the material to store magnetic field
Option B:	Ability of the material to store electromagnetic field
Option C:	Ability of the material to store electric field
Option D:	Potential between two charged plates
4.	Find the characteristic impedance expression in terms of the inductance and
	capacitance parameters.
Option A:	Zo = sqrt(LC)
Option B:	Zo = LC
Option C:	Zo = sqrt(L/C)
Option D:	Zo = L/C
5.	Copper behaves as a
Option A:	Conductor always
Option B:	Conductor or dielectric depending on the applied electric field strength
Option C:	Conductor or dielectric depending on the frequency
Option D:	Conductor or dielectric depending on the electric current density
6.	Curl (E) = $-\partial B/\partial t$ is called
Option A:	Maxwell's equation for static fields
Option B:	Maxwell's equation for time varying fields

0.11	Consider of the streets the
Option C:	Gauss Law of electrostatics
Option D:	Biot Savart's law
7.	A boundary of separation between two magnetic materials is identified by which
	factor?
Option A:	Change in the permeability
Option B:	Change in permittivity
Option C:	Change in magnetization
Option D:	Conduction
8.	Given that the reflection coefficient is 0.6. Find the VSWR.
Option A:	2
Option B:	4
Option C:	6
Option D:	8
Sparin D.	
9.	The ratio of conduction to displacement current density is referred to as
Option A:	Attenuation constant
	Propagation constant
Option B:	· ·
Option C:	Loss tangent
Option D:	Dielectric constant
10.	The SI unit of magnetic field intensity is
Option A:	A/m
Option B:	V/m
Option C:	C/m
Option D:	F/m
11.	Which component of the electric field intensity is always continuous at the
	boundary?
Option A:	Tangential
Option B:	Normal
Option C:	Horizontal
Option D:	Vertical
12.	Which of the following cannot be computed using the Biot-Savart's law?
Option A:	Magnetic field intensity
Option B:	Magnetic flux density
Option C:	Electric field intensity
Option D:	Permeability
2 2 2 2 2	
13.	Consider a transmission line of characteristic impedance 50 ohm. Let it be
13.	terminated at one end by +j50 ohm. The VSWR produced by it in the
	transmission line will be
Option A:	1
•	0
Option B:	
Option C:	Infinity

+j
'J
provides a method whereby the potential function can be obtained
subject to the conditions on the boundary.
Poisson's Equation
Faraday's Law
Laplace's Equation
Poynting Theorem
Toyricing meorem
If divergence of a field is positive, then field acts as a
Reducing field
Increasing field
Converging field
Diverging field
Total magnetic flux crossing a closed surface is
Total flux enclosed by the surface
Total current enclosed by the surface
Total charge enclosed by the surface
Zero
1 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 -
The open wire transmission line consists of
Conductor
Dielectric
Both conductor and dielectric
Either conductor or dielectric
The magnitude of the Ex and Ey components are the same in which type of
polarization?
Linear
Circular
Elliptical
Perpendicular
A bar magnet is divided in two pieces. Which of the following statements is true?
The bar magnet is demagnetized.
The magnetic field of each separated piece becomes stronger.
The magnetic poles are separated.
Two new bar magnets are created.
One Tesla is equal to
1 Wb/m^2
1 C/m^2
1 Wb/C
1 N/C

Q2	Solve any Two Questions out of Three 10 marks each
	If $\underline{E} = 2r^2 \cos \phi \cos \phi a_{\phi} \dots \frac{V}{m}$ found in chemical $(\varepsilon = 2\varepsilon_0)$ filled
A	cylindrical chamber having radius $r = 0.2m$ and height $z = 1m$, find total charge lying on the chemical.
	Two isolated cone having same radius suspended on two angles
	$\theta = 30^{\circ} \& \theta = 60^{\circ}$ excited by voltage
В	$V(\theta = 30^\circ) = 100 V \& V(\theta = 60^\circ) = 200 V$, then find out Electric field
_	generated between two cones and prove it in between two cone Electric
	fields passing through the charge free region.
С	Derive magnetic field due infinite straight current carrying conductor.

Q3	Solve any Two Questions out of Three 10 marks each
A	Oscillating EM wave used to check properties of non-magnetic dielectric paraffin wax ($\sigma = 0$, $\mu = \mu_0$) at $f = 100$ MHz. By experimentation we get ($\epsilon = 4\epsilon_0$) for paraffin wax. Find out following properties of EM wave generated in given paraffin wax material: i) Attenuation constant ii) Phase constant iii) Phase velocity iv) Intrinsic impedance v) Magnetic field induced in material if $ \underline{E} = 10 \frac{KV}{m}$
В	Strip of transmission line is designed on Fibre glass substrate having relative permittivity of $\varepsilon_r = 4$ operating at $f = 2$ GHz and terminated with load impedance of $Z_L = 120 + 150j\Omega$ with $Z_0 = 100\Omega$; find out input impedance of transmission line if strip length is $l = 0.2\lambda$ at a given frequency. Solve by Analytical methods.
С	Explain electrostatic breakdown in lightning and its conditions.

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2016 **Examination**: Third Year Semester V

Course Code: **ECC503** and Course Name: **Electromagnetic Engineering**

Q1.	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
1.	С
2.	С
3.	С
4	С
5	A
6	В
7	A
8.	В
9.	С
10.	A
11.	A
12.	D
13.	С
14.	С
15.	D
16.	D
17.	С
18.	В
19.	D
20.	A

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2016 Examination: TE Semester VI

Course Code: ECC-504 and Course Name: Discrete Time Signal Processing

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
1.	If the normalized transition width of a FIR filter using Hamming window is 0.1, the order N of the FIR filter is given as
Option A:	33
Option B:	31
Option C:	9
Option D:	10
2.	If an N-point sequence, If N=16, the total number of complex additions and multiplications using Radix-2 FFT are,
Option A:	64,80
Option B:	80,64
Option C:	64,32
Option D:	18,24
3.	Range of Round off error for sign magnitude binary number representation with B
	number of bits is given as
Option A:	$\left -\left(\frac{2^{-B}}{2}\right) \le \epsilon_R \le \left(\frac{2^{-B}}{2}\right)$
Option B:	$-\left(2^{-B}\right) \le \epsilon_R \le 0$
Option C:	$-\left(2^{-B}\right) \le \epsilon_R \le \left(2^{-B}\right)$ $-\left(2^{+B}\right) \le \epsilon_R \le 0$
Option D:	$-\left(2^{+B}\right) \le \epsilon_{R} \le 0$
4.	The difference between butterworth and chebyshev filter pole location is
Option A:	Poles of butterworth filter lie on circle while poles of chebyshev filter lie on ellipse
Option B:	Poles of butterworth filter lie on ellipse while poles of chebyshev filter lie on circle
Option C:	Poles of butterworth filter lie on unit circle while poles of chebyshev filter lie on circle
Option D:	Poles of butterworth filter lie on ellipse and poles of chebyshev filter also lie on ellipse
F	Commute the DET of the Cogness of $v(x) = (0.1.2.1)$ at $V=1$
5.	Compute the DFT of the Sequence, $x(n) = \{0,1,2,1\}$ at $K=1$
Option A:	X(1) = 2

Option B:	X(1) = -2
Option C:	X(1) = 1
Option D:	X(1) = -1
6.	An antisymmetric FIR filter with length N as even does not pass the frequency at
	$\omega = \frac{\pi}{3} rad/sec$. Give the location of the zeros of this filter
Oution A.	
Option A:	$1 \angle \frac{\pi}{3}$, $1 \angle -\frac{\pi}{3}$ and 1
Option B:	$1 \angle \frac{\pi}{3}$, $1 \angle -\frac{\pi}{3}$ and -1
Option C:	$1 \angle \frac{\pi}{3}$, $1 \angle -\frac{\pi}{3}$, 1 and -1
Option D:	$1 \angle \frac{\pi}{3}, 1 \angle -\frac{\pi}{3}$
	3
7.	In the DTMF detection the algorithm is used
Option A:	DIT-FFT
Option B:	DIF-FFT
Option C:	Geortzel's
Option D:	Chirpz
Sphon D.	- Limps
8.	The process of reducing the number of bits of a binary number is called
Option A:	Rounding
Option B:	Truncation
Option C:	Finite word
Option D:	Subtraction
-	
9.	In DSP processors the convolution and correlation operations are performed in faster manner due to hardware
Option A:	Multiple and accumulate unit (MAC)
Option B:	VLIW
Option C:	Multiple register structure
Option D:	Multiple processors
10.	Which filter has equi-ripple characteristics in the passband and varies
	monotonically in the stopband
Option A:	Type-I Chebyshev
Option B:	Type-II Chebyshev
Option C:	Butterworth
Option D:	Elliptical
1.1	
11.	Design a Chebyshev filter with a maximum pass band attenuation of 2.5 dB at 20
Ontion A:	rad/sec and a minimum stop band attenuation of 30 dB at 50 rad/sec 2
Option A:	3
Option B:	
Option C:	1 4
Option D:	4
12.	The effect of coefficient quantization is less in realization
12.	The effect of coefficient quantization is less in tealization
Ontion A:	Direct Form I
Option A: Option B:	Direct Form I Direct Form II

Option C:	Cascade
Option D:	Parallel
Орион В.	1 drailer
13.	The convolution of two signals in time domain is equivalent to of
15.	their spectra in frequency domain.
Option A:	Addition
Option B:	Multiplication
Option C:	Division
Option D:	Convolution
option B.	Convolution
14.	The Complex valued phase factor/ Twiddle factor, W_N can be expressed as,
Option A:	$W_N = e^{-j2\pi N}$
Option B:	$W_N = e^{\frac{-j2\pi}{N}}$
Option C:	$W_N = e^{-j2\pi}$
Option D:	$W_{N} = e^{-j2\pi kN}$
15.	If a signal sequence x(n) with frequency components between f1 and f2 is passed
	through a filter with a linear frequency response then its output is a
Option A:	Expanded version of input x(n)
Option B:	Compressed version of input x (n)
Option C:	Phase shifted version of input x(n)
Option D:	Delayed version of input x(n)
16.	Determine the order of the butterworth filter for the specifications
	Pass band gain = 1 dB
	Stop band gain = 30 dB
	$\Omega p = 200 \text{ rad/s}$ and W
	$\Omega s = 600 \text{ rad/s}.$
Option A:	1
Option B:	2
Option C:	3
Option D:	4
17.	Consider a first order IIR filter $y(n) = x(n) + 0.5y(n-1)$. Find the dead
	band, if the length of the register is 4 bits
Option A:	0.125
Option B:	32
Option C:	0.417
Option D:	0.25
18.	In TMS320C67XX DSP processor how many functional units exists
Option A:	8
Option B:	6
Option C:	2
Option D:	4

19.	The Order N of Type I Linear phase FIR filters is and it has impulse response
Option A:	Odd, Symmetric
Option B:	Odd, Asymmetric
Option C:	Even, Symmetric
Option D:	Even, Asymmetric
20.	If a continuous time system has poles only in the left half of the S plane then the corresponding digital filter must have poles
Option A:	Only outside the unit circle
Option B:	Only inside the unit circle
Option C:	Anywhere on the z plane
Option D:	$2 \le z \le 3$

Q2	
A	Solve any Two 5 marks each
i.	Draw the pole zero diagram of an antisymmetric FIR filter with number of coefficients (length) odd and passes the frequency $=\pi/2$. Also find its transfer function and identify the type of the linear phase filter
ii.	Obtain the expression for the variance of the output noise of a LTI digital system H(z) which is fed with a quantized input signal
iii.	Derive the Parsevals Energy theorem of DFT and also find the Energy of signal $x(n)=\{1,2,3,4\}$
В	Solve any One 10 marks each
i.	Design a digital Butterworth filter that satisfies following constraints using impulse invariant method. Assume Ts=1s. $\begin{array}{c ccccccccccccccccccccccccccccccccccc$
ii.	Explain the architecture of TMS320C67XX DSP processor

Q3.		
A	Solve any Two	5 marks each
i.	Derive an expression for Frequency response of Ty filter having a length $N = 5$.	pe 1 Linear phase FIR
ii.	Explain the application of DSP in Radar processing	
iii.	What is meant by limit cycles in recursive system? 'filter?	What is dead band of a
В	Solve any One	10 marks each
i.	Derive the flow graph for N=2.3 composite FFT	_
ii.	Design type I Chebyshev filter for given specification $\alpha_p=2dB$, $\alpha_s=12dB$, $Fp=1kHz$ & $Fs=2KHz$. Use BLT m	

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev 2016 Examination: TE Semester VI

Course Code: ECC-504 and Course Name: Discrete Time Signal Processing

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	A.
Q2.	C.
Q3.	A.
Q4	A.
Q5	B.
Q6	A.
Q7	C.
Q8.	B.
Q9.	A.
Q10.	A.
Q11.	B.
Q12.	C.
Q13.	B.
Q14.	B.
Q15.	D.
Q16.	D.
Q17.	A.
Q18.	A.
Q19.	A.
Q20.	B.

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: **EXTC**Curriculum Scheme: Rev2016
Examination: TE SemV

Course Code: ECCDLO-5011 and Course Name: Microelectronics


Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
1.	Due to body bias effect
Option A:	Threshold voltage increases
Option B:	Threshold voltage decreases
Option C:	No change in threshold voltage
Option D:	Increase drain current
2.	Oxidation process is carried out using
Option A:	Oxygen
Option B:	Low purity oxygen
Option C:	Sulphur
Option D:	Nitrogen
3.	The Gate to source Capacitance, C _{gs} of a MOSFET in saturation region is given as
	(L = actual channel length, L_D = gate source overlap length)
Option A:	$C_{ox}WL_{D}$
Option B:	$C_{ox}WL$
Option C:	$\frac{C_{ox}WL}{\frac{1}{2}C_{ox}WL_D + \frac{1}{2}C_{ox}WL}$
Option D:	$\frac{2}{3}C_{ox}WL + C_{ox}WL_{D}$
4.	The o/p resistance offered by MOSFET is given as
Option A:	$1/I_{D}$
Option B:	$1/\lambda I_{D}$
Option C:	$1/V_{ m DS}$
Option D:	$1/\lambda V_{Ds}$
5.	Identify the following circuit

Option A:	Basic current mirror
Option B:	Cascode current mirror
Option C:	Modified Wilson current mirror
Option D:	Bias independent current source
*	•
6.	Which of the following in property of Bias independent current source
Option A:	Reference current is function of applied supply voltage
Option B:	Load current is function of supply voltage
Option C:	Load current are essentially independent of supply voltage
Option D:	Reference current is function of temperature
	<u>'</u>
7.	Calculate the Current I_5 . $\left(I_{REF} = 10 \mu A, \left(\frac{w}{L}\right)_3 = 5\left(\frac{w}{L}\right)_1, \left(\frac{w}{L}\right)_5 = 2\left(\frac{w}{L}\right)_4\right)$ V_{DD} V_{DD} V_{SCS} V_{I_4} V_{I_5} V_{I_5} V_{I_5} V_{I_5} V_{I_5} V_{I_5} V_{I_5} V_{I_5} V_{I_5}
Option A:	100 μΑ
Option B:	10 μΑ
Option C:	50 μΑ
Option D:	110 μA
8.	Minimum number of Transistor Practical Cascode current source circuits required are ?
Option A:	1
Option B:	3
Option C:	5
Option D:	7

9.	Resistive load CS Amplifier is not preferred because
Option A:	It consumes small silicon area
Option B:	It consumes large silicon area
Option C:	Output swing is smaller
Option D:	Power dissipation is very high
10.	Cascode Amplifier is combination of
Option A:	CS-CS stage
Option B:	CS-CD stage
Option C:	CS-CG stage
Option D:	CD-CG stage
11.	For the diode connected CS amplifier $(W1/L1) = (100/0.5)$, $(W2/L2) = 10/0.5$, $ID1=ID2=0.5$ ma, $Vtn = 0.7$ V. Calculate overall voltage gain.
Option A:	2.1622
Option B:	10
Option C:	0.10
Option D:	3.1622
12.	The voltage gain of double cascode amplifier is
Option A:	$g_{\mathrm{m}}r_{\mathrm{o}}$
Option B:	$g_{\rm m}^2 r_{\rm o}^2$
Option C:	$g_{\rm m}^2 r_{\rm o}^2 / 2$
Option D:	$g_{\rm m}^2 r_{\rm o}^2 / 4$
13.	Differential Amplifier with active load is preferred over differential amplifier with resistive load because
Option A:	Active load differential amplifier consumes less silicon area
Option B:	Active load differential amplifier consumes more silicon area
Option C:	Active load differential amplifier consumes more power
Option D:	Active load differential amplifier is more noisy
14.	For a MOSFET if g_m =1mili mho and r_o =10K Ω , then its intrinsic voltage gain is
Option A:	1
Option B:	10
Option C:	100
Option D:	1000
15.	Find the expression of the differential voltage gain for the given circuit.
	Assume $g_m = g_{m1} = g_{m2}$, $g_{m3} = g_{m4}$, $r_{03} = r_{04}$, $r_{01} = r_{02}$
	11 111 1112 1113 1114 03 04 01 02

-	,
	$V_{G} \circ \longrightarrow V_{DD}$ $V_{G} \circ \longrightarrow V_{CM} + V_{CM} - V_{CM} = V_{CM} =$
Option A:	
Option B:	$A_{d} = \frac{v_{od}}{v_{id}} = g_{m3} (r_{O3} \parallel r_{O4})$
Option C:	$A_{d} = \frac{v_{od}}{v_{id}} = g_{m4} (r_{O1} \parallel r_{O4})$
Option D:	$A_{d} = \frac{v_{od}}{v_{id}} = g_{m}(r_{01} \parallel r_{03})$ $A_{d} = \frac{v_{od}}{v_{id}} = g_{m3}(r_{03} \parallel r_{04})$ $A_{d} = \frac{v_{od}}{v_{id}} = g_{m4}(r_{01} \parallel r_{04})$ $A_{d} = \frac{v_{od}}{v_{id}} = g_{m}(r_{03} \parallel r_{04})$
16.	The number of input terminals The differential amplifier has
Option A:	1
Option B:	
Option C:	3
Option D:	4
17.	Maximum achievable power efficiency of Class C amplifier is
Option A:	25%
Option B:	50%
Option C:	78%
Option D:	More than 90%
18.	Which type of power amplifier is the given circuit? Load Current V_{TH} V_{TH} V_{TH} V_{DD} V_{TH}
Option A:	Class B
Option B:	Class E
Option C:	Class F

Option D:	Class C
19.	To fabricate Inductor inside the IC we use
Option A:	Plastic spiral wire
Option B:	Polysilicon spiral wire.
Option C:	Silicon spiral wire
Option D:	Metal spiral wire
20.	In class D Power amplifier the MOS transistors operates in
Option A:	Triode region
Option B:	Acts as switch
Option C:	Saturation Region
Option D:	Breakdown region.



Q3.	Solve any Two Questions out of Three 10 marks each
A	What is the drawback of Current Mirror circuit, how to overcome it? Draw and explain the working of Cascode current source.
В	For CS amplifiers with PMOS diode connected load derive the equation for voltage gain and output voltage swing.
С	Explain the various parasitic Capacitances associated with the MOSFET.

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: **EXTC**Curriculum Scheme: Rev2016

Examination: TE Semester V

Course Code: ECCDLO5011 and Course Name: Microelectronics

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	A
Q2.	A
Q3.	D
Q4	В
Q5	В
Q6	С
Q7	A
Q8.	С
Q9.	A
Q10.	В
Q11.	D
Q12.	С
Q13.	A
Q14.	В
Q15.	A
Q16.	В
Q17.	D
Q18.	A
Q19.	В
Q20.	D

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics & Telecommunication Engineering

Curriculum Scheme: Rev2016

Examination: TE Semester: V

Course Code: ECCDLO5012 and Course Name: TV & Video Engineering

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
	compaisory and earry equal marks
1.	How much is the vertical blanking period in television system?
Option A:	1280µs
Option B:	1150µs
Option C:	1580µs
Option D:	1296µs
	·
2.	The frequency difference between sound carrier and picture carrier is .
Option A:	1.5MHz
Option B:	2.5MHz
Option C:	4.5MHz
Option D:	5.5MHz
3.	Which video compression standard is also known as High Efficiency Video
	Coding or MPEG-H Part-2?
Option A:	H.262
Option B:	H.264
Option C:	H.265
Option D:	H.261
4.	Compatibility implies that:
Option A:	The color television signal must produce a normal black and white picture on a monochrome receiver without any modification of the receiver circuitry.
Option B:	The monochrome signal must produce a normal black and white picture on a
Option C:	color receiver without any modification of the receiver circuitry.
Option C.	The monochrome signal must produce a color picture on a color receiver without any modification of the receiver circuitry.
Option D:	The color television signal must produce a color picture on a color receiver
Option D.	without any modification of the receiver circuitry.
5.	Which of the communication protocol is applicable to IPTV?
Option A:	RTP
Option B:	SMTP
Option C:	TCP/IP
Option D:	HTTP

6.	The colour subcarrier frequency in the NTSC system has been chosen to have an
Ontion A:	exact value equal to MHz. 3.574595
Option A:	3.574393
Option B:	3.597545
Option C:	3.579545
Option D:	3.559745
7.	According to digital component studio standard the scanning frequency for
/.	luminance and chrominance signals are 13.5MHz and 6.75MHz but for the compression purpose, what is the common sampling rate used to read?
Option A:	20.75 MHz
Option B:	25.75 MHz
Option C:	20.25 MHz
Option D:	30.25 MHz
8.	Which of the following is not an advantage of LED TV?
Option A:	Less power
Option B:	Brighter display with better contrast
Option C:	Lesser heat dissipation
Option D:	Thicker panel
9.	What will be the percentage interlace error if there is 16µs delay in the start of the
Ontion A:	second field? 25%
Option A: Option B:	50%
Option C:	75%
Option D:	100%
Орион В.	10070
10.	Which of the following is not a part of Image Orthicon camera tube?
Option A:	Image section
Option B:	Current mirror section
Option C:	Scanning section
Option D:	Multiplier section
1.1	
11.	Colour burst signal is sent during which of the following interval? Front Porch
Option A: Option B:	Vertical Blanking
	Back Porch
Option C: Option D:	Active line
<u> Ծրոսու </u>	Active line
12.	Which of the following statement is not true about the chromaticity diagram?
Option A:	It is a horse shoe shaped triangular diagram.
Option B:	Saturated pure spectral colours are represented along the perimeter of the
_	diagram.
Option C:	The three corners represent complementary colours.
Option D:	White colour is located at the centre point of the chromaticity diagram.
12	Which of the Callegraph is the in 11 to the Control of the Control
13.	Which of the following is the invalid statement for NTSC system?

Option A:	The I-signal is along the reddish orange and bluish green axis.
Option B:	I signal passed through 1.5MHz filter.
Option C:	Q signal is passed through 0.5MHz filter.
Option D:	Y signal is passed through 7MHz filter.
14.	Which of the following is not a Chroma sub-sampling scheme?
Option A:	4:4:4
Option B:	4:2:2
Option C:	4:1:1
Option D:	4:2:3
15.	Which of the following is not a type of digital TV?
Option A:	SDTV
Option B:	EDTV
Option C:	CCTV
Option D:	HDTC
16.	Select the incorrect one form of DVB standard from the following:
Option A:	DVB-H—Digital Video Broadcasting-Handheld
Option B:	DVB-S—Digital Video Broadcasting-Satellite
Option C:	DVB-C—Digital Video Broadcasting-Cable
Option D:	DVB-E—Digital Video Broadcasting-Enhance
17.	Which of the following TV uses Quantum Dot technology?
Option A:	UHD
Option B:	LED
Option C:	SUHDTV
Option D:	HDTV
1.0	Which of the fellowing is not a sound thought is a f D2 MACO
18.	Which of the following is not a correct characteristic of D2-MAC?
Option A:	Lines with video signal-24 to 310 and 336 to 622
Option B:	interlace ratio is 2:1
Option C:	Samples for luminance - 697
Option D:	Samples for chrominance - 457
19.	The elements of CCTV system are
Option A:	video camera, video switcher, TV monitor, coaxial cables
Option B:	video camera, video switcher, 1 v monitor, coaxiar capies video camera, programming source, broadcaster, fiber optic cable
Option C:	video camera, splitter, set top box, TV
Option D:	video camera, spiriter, set top box, 1 v video camera, modulator, sync separator, TV monitor
Option D.	11000 camera, modulator, symb separator, 1 v moment
20.	Which of the following is not available as connectivity option in Chromecast
	device?
Option A:	HDMI
Option B:	RCA
Option C:	Ethernet W: D:
Option D:	Wi-Fi

Option 1

Q2	Solve any Four out of Six 5 marks each
(20 Marks)	
A	Draw and explain channel bandwidth for PAL television system.
В	Justify the choice of a rectangular frame with width to height ratio = $4/3$ for
D	TV transmission & reception.
C	With the help of a relevant diagram explain colour circle or colour wheel.
D	Draw D2-MAC packet format/signal and state characteristics of D2-MAC.
Е	What is a Set-Top-Box? Draw its block diagram and explain its operation in
	brief.
F	Write short note on Satellite Television.

Q3.	Solve any Four out of Six 5 marks each		
(20 Marks)			
A	Draw and explain electron multiplier section in image orthicon camera tube.		
В	Explain the terms: ii. Additive mixing ii. Luminance, Hue and Saturation		
С	Mention the time period allotted for following elements of Composite Video Signal: i) Vertical Sync Pulse ii) Active Line Period iii) Horizontal Retrace Period iv) Front Porch v) Back Porch		
D	Write short note on Ultra High Definition and 4K format.		
Е	List important features of DVB-T and DVB-T2 standards.		
F	Compare LED and LCD type of television displays.		

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics & Telecommunication Engineering

Curriculum Scheme: Rev2016 Examination: TE Semester V

Course Code: ECCDLO5012 and Course Name: TV & video Engineering

Question Number	Correct Option
Q1.	A
Q2.	D
Q3.	С
Q4	A
Q5	A
Q6	C
Q7	C
Q8.	D
Q9.	В
Q10.	В
Q11.	С
Q12.	C
Q13.	D
Q14.	D
Q15.	С
Q16.	D
Q17.	С
Q18.	D
Q19.	A
Q20.	В

Examination June 2021

Examinations Commencing from 15th June 2021 to 26^{th} June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev 2016 Examination: TE, Semester: V

Course Code: ECCDLO 5013 and Course Name: Elective I: Finite Automata Theory
Time: 2 hour

Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks
1.	A switching function F can be decomposed into two threshold elements F_1 and F_2 . The function F can be implemented using
Option A:	2 threshold elements interconnected to perform AND operation
Option B: Option C:	2 threshold elements interconnected to perform NAND operation 2 threshold elements interconnected to perform OR operation
Option D:	2 threshold elements interconnected to perform NOR operation
2.	How many flip-flops will be complemented in a 10-bit binary ripple counter to reach the next count after the count 1001100111
Option A:	4
Option B:	5
Option C:	6
Option D:	9
3.	The race in which stable state depends on order is called
Option A:	Critical race
Option B:	Identical race
Option C:	Non critical race
Option D:	Defined race
4.	The table having one state in each row is called
Option A:	Transition table
Option B:	State table
Option C:	Flow table
Option D:	Primitive flow table
5.	Conditional box has a shape of
Option A:	Square
Option B:	Rectangle
Option C:	Oval
Option D:	Pentagon

Option A: 7 Option B: 19 Option D: 33 7.	6.	How many number of prime implicants are there in the expression $\Gamma(y,y,z) =$		
Option A: 7 Option B: 19 Option C: 3 Option D: 53 7. In digital circuits permanent faults may arises due to Option A: Noise Option B: Non ideal transient behaviour of components Option B: Non ideal transient behaviour of components Option C: Failure of component Option D: Propagation time 8. A threshold function Option A: May be a unate function Option A: May be a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is A B + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option D: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	0.	How many number of prime implicants are there in the expression $F(x, y, z) = \frac{1}{2} \frac{1}{2}$		
Option B: 19 Option C: 3 Option D: 53 7. In digital circuits permanent faults may arises due to Option A: Noise Option B: Non ideal transient behaviour of components Option C: Failure of component Option D: Propagation time 8. A threshold function Option A: May be a unate function Option A: Is always a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is AB + AQ Option B: A+B Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option A: ideal logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option D: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	O 1: A			
Option C: 3 Option D: 53 7. In digital circuits permanent faults may arises due to Option A: Noise Option B: Non ideal transient behaviour of components Option D: Propagation time 8. A threshold function Option B: is not a unate function Option B: is not a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is $Q(n+1)$ state		· ·		
Option D: 53 7. In digital circuits permanent faults may arises due to Option B: Noise Option B: No ideal transient behaviour of components Option C: Failure of component Option D: Propagation time 8. A threshold function Option A: May be a unate function Option B: is not a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is A = B S = T Q Qption B: AB + AQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
7. In digital circuits permanent faults may arises due to Option A: Option B: Option C: Option D: Option D: Propagation time 8. A threshold function Option A: Option B: is not a unate function Option D: Option D: An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is Q(n+1) state is Option D: A+B 10. Race condition is present in Option B: Aynchronous logic circuit Option C: Ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option C: Prime implicant Option D: Union Set				
Option A: Noise Option B: Non ideal transient behaviour of components Option C: Failure of component Option D: Propagation time 8. A threshold function Option B: is not a unate function Option C: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is Q(n+1) state is S SET Q R cur Q Prion B: Option B: $\overline{AB} + \overline{BQ}$ Option D: A+B 10. Race condition is present in Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option B: Essential prime implicant Option D: Union set	Option D:	53		
Option A: Noise Option B: Non ideal transient behaviour of components Option C: Failure of component Option D: Propagation time 8. A threshold function Option B: is not a unate function Option C: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is Q(n+1) state is S SET Q R cur Q Prion B: Option B: $\overline{AB} + \overline{BQ}$ Option D: A+B 10. Race condition is present in Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option B: Essential prime implicant Option D: Union set				
Option B: Non ideal transient behaviour of components Option C: Failure of component Option D: Propagation time 8. A threshold function Option B: is not a unate function Option B: is not a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next O(n+1) state is AB + AQ Option B: AB + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option B: Other Combinational logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option B: Essential prime implicant Option C: Prime implicant Option D: Union set		In digital circuits permanent faults may arises due to		
Option C: Failure of component Option D: Propagation time 8. A threshold function Option A: May be a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is Option B: AB + AQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: Synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit Option D: Combinational logic circuit Option B: An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Option A:	Noise		
Option D: Propagation time 8. A threshold function Option A: May be a unate function Option B: is not a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next O(n+1) state is AB + AQ Option A: AB + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option C: Prime implicant Option C: Prime implicant Option D: Union set	Option B:	Non ideal transient behaviour of components		
8. A threshold function Option A: May be a unate function Option B: is not a unate function Option D: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is AB + AQ Option A: AB + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option D: Prime implicant Option D: Union set	Option C:	Failure of component		
Option A: May be a unate function Option B: is not a unate function Option C: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is AB + AQ Option B: AB + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option C: Prime implicant Option C: Prime implicant Option D: Union set	Option D:	Propagation time		
Option A: May be a unate function Option B: is not a unate function Option C: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is AB + AQ Option B: AB + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option C: Prime implicant Option C: Prime implicant Option D: Union set	•			
Option B: is not a unate function Option C: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is $Q(n+1)$	8.	A threshold function		
Option B: is not a unate function Option C: Is always a unate function Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is $Q(n+1)$				
Option C: Is always a unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next Q(n+1) state is R CLR Q Option A: AB + AQ Option B: AB + BQ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option C: Option C: Orombinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option C: Prime implicant Option C: Prime implicant Option C: Prime implicant Option D: Union set				
Option D: may or may not be unate function 9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is A B FR CLR Q Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option B: asynchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option C: Ocombinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Dimersection set Option B: Essential prime implicant Option C: Prime implicant Option C: Union set				
9. An AB flip-flop is constructed from an SR flip-flop. The expression for next $Q(n+1)$ state is $AB + AQ$ Option A: $AB + BQ$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option C: Prime implicant Option D: Union set				
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Option D.	may or may not be unate function		
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	9.	An AB flip-flop is constructed from an SR flip-flop. The expression for next		
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set		A		
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option A: $\overline{AB} + AQ$ Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set		\mathbf{B} \mathbf{R} CLR $\overline{\mathbf{Q}}$		
Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option B: $\overline{AB} + \overline{BQ}$ Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Option A:			
Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Option 71.	AB + AQ		
Option C: Both A and B Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Option B:	$\overline{AB} + \overline{BO}$		
Option D: A+B 10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Ontion C:	_		
10. Race condition is present in Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Орион Б.	A ^T D		
Option A: synchronous logic circuit Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	10	Daga condition is progent in		
Option B: asynchronous logic circuit Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option C: ideal logic circuit Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option D: Combinational logic circuit 11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
11. An implicant that is not a proper subset of any other implicant i.e. it is not completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	Option D:	Combinational logic circuit		
completely covered by any single implicant, is called Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option A: Intersection set Option B: Essential prime implicant Option C: Prime implicant Option D: Union set	11.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
Option B: Essential prime implicant Option C: Prime implicant Option D: Union set				
Option C: Prime implicant Option D: Union set				
Option D: Union set				
Option D: Union set	Option C:	Prime implicant		
	Option D:			
12. The shaded area of the figure is best described by?				
	12.	The shaded area of the figure is best described by?		

	
	B
Option A:	A' (Complement of A)
Option B:	AUB-B
Option C:	$A \cap B$
Option D:	B'(complement of B)
Option B.	B (complement of B)
13.	The T-gate shown below represents F=
	A2
Option A:	ĀB
Option B:	$A\overline{B}$
Option C:	AB
Option D:	\overline{AB}
14.	The binary relation {(1,1), (2,1), (2,2), (2,3), (2,4), (3,1), (3,2)} on the set {1, 2, is
Option A:	reflective, symmetric and transitive
Option B:	irreflexive, symmetric and transitive
Option C:	neither reflective, nor irreflexive but transitive
Option D:	irreflexive and antisymmetric
15.	Suppose a relation $R = \{(3, 3), (5, 5), (5, 3), (5, 5), (6, 6)\}$ on $S = \{3, 5, 6\}$. Here R is known as
Option A:	equivalence relation
Option B:	reflexive relation
Option C:	symmetric relation
Option D:	transitive relation
16.	In system engineering which of the following methods bridges the gap between the two ends of system development?
Option A:	ASM method
Option B:	VSM method
Option C:	Factor method
Option D:	FSM method
17.	According to Moore circuit, the output of synchronous sequential circuit depend/s on of flip flop
Option A:	Past state
Option B:	Present state
Option C:	Nest state
Option D:	External inputs

18.	How many binary relations are there on a set S with 9 distinct elements?
Option A:	2^{90}
Option B:	2^{100}
Option C:	2^{81}
Option D:	2^{60}
19.	Simplify the expression using K-maps: $F(A,B,C) = \pi(0,2,4,5,7)$.
Option A:	(x+y)(y+z)(x+z)(x'+z')
Option B:	(x+z')(y+z)(x+y)
Option C:	(x+y'+z)(x+z')
Option D:	(y'+z')(x'+y)(z+y')
20.	In dynamic hazards multiple output transition can occur if
Option A:	Circuit have single path with different delay
Option B:	Circuit have multiple path with different delay
Option C:	Circuit have multiple path with single delay
Option D:	Circuit have single path with single delay

Q2.	Solve any Two Questions out of Three 10 marks each				
A	Design a 3 bit counter which counts in the following sequence using T flip flop. 0—1—3—4—5—7—0etc.				
В	Find the fault table for all stuck-at faults of the following circuit. And prepare test generation using exclusive or method X1				
С	The set {a,b,c,d,e,f,g,h,i,j,k} has the partitions $\pi_1 = \{\overline{a,b,c}; \overline{d,e}; \overline{f}; \overline{g,h,i}; \overline{j,k}\}$ $\pi_2 = \{\overline{a,b}; \overline{c,g,h}; \overline{d,e,f}; \overline{i,j,k}\}$ $\pi_3 = \{\overline{a,b,c,f}; \overline{d,e,g,h,i,j,k}\}$ i) Find $\pi_1 + \pi_2$ and $\pi_1 \cdot \pi_2$ ii) Find $\pi_1 + \pi_3$ and $\pi_1 \cdot \pi_3$ iii) Find a partition that is greater than π_1 and smaller than π_3 .				

Q3.	Solve any Two Questions out of Three 10 marks each			
A	Explain distinguishing and synchronizing sequence techniques.			
В	Find the homing sequence and synchronizing sequence for the following machine.			
	Present State Next State, Z			

			X=0	X=1	
		A	B,0	D,0	
		В	A,0	В,0	
		C	D,1	A,0	
		D	D,1	C,0	
	Realize the	Boolean function	using Threshold	gate	
С	f(w,x,y,z)	$y,z) = \sum m(0,1,4,5,8,9,11,13)$			

Examination June 2021

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev 2016 Examination: TE, Semester: V

Course Code: ECCDLO 5013 and Course Name: Elective I: Finite Automata Theory

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	С
Q2.	A
Q3.	A
Q4	D
Q5	С
Q6	С
Q7	С
Q8.	С
Q9.	В
Q10.	В
Q11.	С
Q12.	В
Q13.	В
Q14.	С
Q15.	A
Q16.	A
Q17.	В
Q18.	С
Q19.	A
Q20.	В

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2016 Examination: Third Year Semester : V

Course Code: ECCDLO5014 and Course Name: Data Compression and Encryption
Time: 1 hour

Max. Marks: 50

Time. I nour tracks. 50

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks		
1.	What is the characteristic of Network based IDS?		
Option A:	They look for attack signatures in network traffic		
Option B:	Filter decides which traffic will not be discarded or passed		
Option C:	It is programmed to interpret a certain series of packet		
Option D:	It models the normal usage of network as a noise characterization		
2.	The full form of SSL is		
Option A:	Serial Session Layer		
Option B:	Secure Socket Layer		
Option C:	Session Secure Layer		
Option D:	Series Socket Layer		
3.	Which protocol consists of only 1 bit in SSL?		
Option A:	Alert		
Option B:	Handshake		
Option C:	Alarm		
Option D:	Cipher change spec		
4.	Computation of the discrete logarithm is the basis of the cryptographic system in		
Option A:	Symmetric cryptography		
Option B:	Asymmetric cryptography		
Option C:	Diffie-Hellman key exchange		
Option D:	Secret key cryptography		
5.	In RSA, $\Phi(n) = \underline{\hspace{1cm}}$ in terms of p and q.		
Option A:	(p)/(q)		
Option B:	(p)(q)		
Option C:	(p-1)(q-1)		
Option D:	(p+1)(q+1)		
6.	When a hash function is used to provide message authentication, the hash		
	function value is referred to as		
Option A:	Message Field		
Option B:	Message Digest		

Examination June 2021 Examinations Commencing from 15th June 2021 to 26th June 2021

	Examinations Commencing from 13 Sune 2021 to 20 Sune 2021
Option C:	Message Score
Option D:	Message Leap
7.	SHA-1 produces a hash value of
Option A:	256
Option B:	160
Option C:	180
Option D:	224
opuon 2.	
8.	Which of the following is a type of traditional cipher?
Option A:	transportation cipher
Option B:	transposition cipher
Option C:	transforming cipher
Option D:	
Орион D.	vigenere cipher
0	
9.	The DES Algorithm Cipher System consists ofrounds (iterations)
	each with a round key
Option A:	12
Option B:	18
Option C:	14
Option D:	16
10.	Moving picture expert group 2 is used to compress
Option A:	video
Option B:	audio
Option C:	Image
Option D:	frames
•	
11.	Moving picture expert group 1 is designed for a
Option A:	PC PC
Option B:	CD
Option C:	DVD
Option D:	Floppy
12.	In audio and Video Compression, each frame is divided into small grids, called as
Option A:	Frame
Option B:	Packet
Option C:	Pixel
Option D:	Byte
phon D.	
13.	Which method is also known as a substitution coder in a data compression
15.	algorithm?
Option A:	Transposition Cipher
Option B:	Substitution Cipher
	Book based Encoding
Option C:	· · · · · · · · · · · · · · · · · · ·
Option D:	Dictionary-based encoding

Examination June 2021 Examinations Commencing from 15th June 2021 to 26th June 2021

nan
ion
_

Examinations Commencing from 15th June 2021 to 26th June 2021

Q2. (20 Marks)		
A	Solve any Two	5 marks each
i.	Explain Fermat's theorem.	
ii.	Explain Digital Signature.	
iii.	Encode the sequence "BABAABAAA" using LZW.	
В	Solve any One	10 marks each
i.	Explain RSA algorithm.	
ii.	Explain DPCM used in audio compression in detail.	

Q3. (20 Marks)		
A	Solve any Two 5 marks each	
i.	Write a short note on Cryptographic Attacks.	
ii.	Explain the features of MPEG-1	
iii.	Write a short note on H.261.	
В	Solve any One 10 marks each	
i.	Explain the working of DES algorithm with Block diagram.	
ii.	State the difference between JPEG and JPEG 2000. State the applications, advantages and limitations of JPEG 2000.	

Examinations Commencing from 15th June 2021 to 26th June 2021

Program: Electronics and Telecommunication Engineering

Curriculum Scheme: Rev2016 Examination: Third Year Semester : V

Course Code: ECCDLO5014 and Course Name: Data Compression and Encryption

Question Number	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	A
Q2.	В
Q3	D
Q4	С
Q5	С
Q6	В
Q7	В
Q8	В
Q9	D
Q10	A
Q11	В
Q12	С
Q13	D
Q14	В
Q15	A
Q16	В
Q17	В
Q18	A
Q19	С
Q20	В