b.

K. J. SOMAIYA INSTITUTE OF MANAGEMENT STUDIES AND RESEARCH MCA SEM- I End Term Examination November 2016

Subject: - Computer Organization and Architecture Duration: 3 hrs Maximum Marks: 50 25/11/2016 **Note: Q1 is Compulsory.** Solve any 4 from Questions 2 to 7. O1. a. Explain the functions of multiplexer and demultiplexer. Draw logic circuit 5 for 8 to 3 multiplexer and 3 to 8 demultiplexer. b. Explain the instruction cycle with indirect addressing. 5 O2. a. Simplify using K-map $F(A,B,C,D)=\Sigma(0,1,3,4,5,7,10,11)$ 5 b. Simplify the following Boolean expressions. Write the rules used in each step 5 of simplification. $_{a}$ Q = B.(A + \overline{C}) + A + A.(\overline{A} + B) $_{\rm b)}$ Q = AB($\overline{\rm B}$ + C) + BC + B Q3. a. Describe the execution of multiple interrupts with suitable example. 5 Explain programmed and interrupt driven I/O techniques with flow b. 5 diagram. Q4. a. Differentiate between SRAM and DRAM. 5 Describe cache read operation with flow diagram. 5 b. Explain different shift and rotate operations in instruction set. 5 O5. a. b. Describe register and register indirect addressing modes. 5 How branching is handled in instruction pipelining. 5 Q6. a. Explain different superscalar instruction issue policies. b. 5 Write notes on micro programmed and hardwired control unit. 5 Q7. a. Explain symmetric multiprocessor architecture. 5

All the Best!!!