## K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

Few March 2024

(B.Tech ) Program: Artificial Intelligence and Data Science Scheme I/II/IIB/III: IIB

Examination: SY Semester: III

Course Code: AIC304 and Course Name: Digital Logic and Computer Architecture

Date of Exam

Duration: 2.5 Hours

Max. Marks: 60

## Supplementary Examination

(1)Al (2)Di	uctions: I questions are compulsory. The same suitable data, if necessary.			The state of the s
	Sant of the control o	Max. Marks	СО	BT level
Q 1	Solve any six questions out of eight:	12		
i)	Convert Binary to decimal, octal, Hex (Use standard method and show all the steps) (1101010011) <sub>2</sub>	2	CO1	Ap
ii)	What are weighted and non-weighted codes? Explain with examples.	2	CO1	U
iii)	Obtain 1's complement and 2's complement of given number. (1011) <sub>2</sub>	2 110	CO2	Ap
iv)	Draw Half Adder using NOR gates only	12	CO3	U
v)	Explain microinstruction format.	2	CO4	U
vi)	What is Locality of reference and its types.	2	CO5	U
vii)	What is Amdahl's law?	30.2/101	CO6	W U
viii)	What is bus contention and arbitration?	2	CO6	U
Q.2	Solve any four questions out of six.	16	and delativities	
)	Implement given logic gate/Boolean expression using NAND gates only. $(A+B+C) \cdot (A^9+C^9)$	4	CO1	Ap
i)	Perform Binary subtraction using 2's complement number. (-8) - (5)	4	CO2	Ap
ii)	Derive T flip flop from JK flip flop	4	CO3	Ap
v)	Compare RISC and CISC architecture.	4	CO4	U
)	Draw and Explain Memory Hierarchy	4	CO5	U
i)	Explain control hazards with suitable examples.	4	CO6	U

## K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

(B.Tech ) Program: Artificial Intelligence and Data Science Scheme I/II/IIB/III: IIB

Examination: SY Semester: III

Course Code: AIC304 and Course Name: Digital Logic and Computer Architecture

Date of Exam: Duration: 2.5 Hours Max. Marks: 60
Supplementary Examination

Q.3	Solve any two questions out of three.	16	T	T
i)	Explain Von-Neumann's architecture in detail.	08	COL	
ii)		08	CO1	Jan Jan
11)	What is a Microprogram? Write microprogram for following instructions 1) MOV A,B 2) ADD A,M	08	CO4	J
iii)	Consider a 2 way set associative mapped cache of size 32 KB with block size 512 bytes. The size of the main memory is 256 KB. Find-	08	CO5	A
	1. Number of bits in tag			
	<ul><li>No. of sets in main memory.</li><li>No. of bits in a set.</li></ul>	1204713	e en ordid	
	4. Word size.	14177588 1117-12	ilionun. Butult	
	How many bits are required to represent a memory physical address shown with format.	12911124124 12911124124	4: 01:387	
2.4	Solve any two questions out of three.	16	1.111	
) 1	Perform Multiplication of the following numbers using Booth's Algorithm.  (-4) * (-6)	08	CO2	Ap
)	Draw and explain Instruction cycle state diagram with and without interrupt handling.	08	CO3	U
i)	With the following parameters draw a phase timing diagram and find speed up factor and efficiency for 5 stage pipelining. Number of instructions =10 and processor frequency 5 MHz., data and branch hazards that occur in the correct	08	CO6	AP