## K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

July 2024 -Scheme: II Program: B.Tech Examination: LY (Supplementary) Semester: VIII Course Name: System On Chip Course Code: EXDLC8023 Max. Marks: 60 Date of Exam: 27/07/24 Duration: 02.5 Hours Instructions: (1) All questions are compulsory. (2) Draw neat diagrams wherever applicable. (3) Assume suitable data, if necessary. BT M CO 12 Solve any six questions out of eight: 2 U Explain the concepts 'Building a wrong chip' i) What are the impacts of Silicon scaling on system partitioning in SOC design? 2 2 U ii) 2 3 R What are the different values a variable can take in Verilog? 2 4 R List different types of verification methodologies. iv) 5 U Define the following terms related to physical design of SoC: V) a) Track b) Row 6 U Why Clock Tree Synthesis is important in SoC physical design? 2 vi) 2 1 U What are the stages of SoC evolution? vii) 2 3 A Draw an FSM for edge detector circuit. viii) 16 Solve any four questions out of six. Q.2 U Write short note on platform-based design methodology. How will you parallelize the following task by using 'Parallelize task phases' technique? A ii) int A[],B[],C[]; Task() { int i, j; for (i=0; i<NBlocks,i++) { for (j=0;j<M;j++) B[i][j] = complex\_opl(A[i][j]); for (j=M-1;j>=0;j--)  $C[i][j] = complex_op2(B[i][j]);$ 3 A Explain use of the casex directives in RTL code with example. iii) U Explain different techniques used in Analog Mixed Signal Simulation. iv) U 5 4 What is ECO in SoC physical design? V)

vi)	Write short note on power routing?	7 5	. 4	6	- U
Q.3	Solve any two questions out of three.		16		
i)	What are the challenges in SoC design? Explain them in brief.		8	1	U
ii)	Explain the selection of processor based on granularity and uniformity of the tasks.		8	2	U
iii)	Draw and explain detailed physical design flow.		8	6	U
Q.4	Solve any two questions out of three.		16		
i)	Write Verilog code for a sequence detector that can detect non overlapping sequence '10	11'.	8	3	A
ii)	Explain bottom-up verification approach with neat diagram.		8	4	U
iii)	Explain floor planning in details.		8	6	U

\*\*\*\*\*\*\*\*