1 200 PM

Paper/Subject Code: 88961/Embedded System and RTOS T.E/SemVI/ETRX/Cherice based/10.05-19

(3 Hours) [Total Marks: 80] (1) Question 1 is compulsory. (2) Attempt any three from the remaining questions. (3) Draw neat diagrams wherever necessary. O1. Answer the following questions: Any 4 a) Justify the need for brown-out detection circuit in embedded systems and the mechanism (5) of implementing the same. (5) b) What is a Dead Lock State for an embedded system? Give the Types of Deadlock c) Compare the use of Macros and Functions in terms of Speed and Memory space. (5) d) What are interrupts and explain the factors that contribute to interrupt response time in a (5) system. e) Draw the Data Flow Graph for the following (5) (20)Q2 (a) Design a Coffee vending machine, for this develop. FSM which describes the functioning of the system, Requirements /Specifications Hardware block diagram · List of components with justification Design challenges and suggest solutions Q3 (a) What is an inter process communication? Explain the various IPCs mechanisms used in (12)MicroCOS/II. O3 (b) Find whether the following Task Set is RMA schedulable (8) Ti(ei,pi): T1: (1,4), T2(2,6) T3(3,8) Compare RMA and EDF Scheduling Algorithms

Paper / Subject Code: 88961 / Embedded System and RTOS

Q4(a) Compare black box and white box testing. Explain any one On Chip Debugging	
Technique	(10)
Q4 (b) Explain CAN bus Protocol in detail w.r.t features, Applications etc.	(10)
Q5 (a) Explain in Detail Design metrics for an embedded system. Which are the tightly	
constrained metrics, comment	(10)
Q5(b) What is a task and various states that a task can lie in for an embedded environment	nt.
Explain Context Switching Process.	(10)
Q 6. Write a short note on any 2	(20)
a) Watch Dog Timer	
b) Sensors & Actuators used in Embedded System	
c) Priority Ceiling Protocol	
d) I2C Communication Protocol.	
e) OSTaskCreate(),OSSemCreate(),OSFlagPost(),OSInit()	

				(3 Hours)	[Total Marks: 80]	
	NB:	1)	Question No. 1 Compu	lsory.		
		2)	Attempt any three from		stions.	
		3)	Assume suitable data v	wherever necessary.		
Q.1		Answe	r any FOUR			
		a)	Explain different types	of network addresse	S.	5
		b)	Compare TCP and UDP			5
1		c)	List the categories of U minimized in twisted p	JTP cables. How is noi	ise interference	- 5
+		d)	Distinguish between sy	A STATE OF THE STA	ctical TDM	5
		e)		the state of the s	sadvantages of the same.	5
Q.2	.a		n Different ARQ techniquivith justification.	ies. Also explain the r	maximum window size for	10
Q.2	.b	What is ketch to Primar 1. If with 2. If 3.S The 4. A ack	s piggybacking? Give and the appropriate HDLC fraggery station 'A' and two Sector of the Sector of t	ames for the following condary stations B and to establish a Normal and C. C, send positive ackor command to B and B and Bransmission. at ARQ, station A sender B. me and A sends positive and B and B.	g scenario involving d C. al Response mode link wledgements to A. sends 4 data frames. ds negative tive acknowledgement.	10
	en e	res	ponse. A sends three da knowledgement to indica	ta frames to C and C	sends positive	
Q.3	.a	and ne	twork address for the foing used and use default	ollowing IP addresses t mask)	ling. Determine the class (Assuming subnetting is	10
Q.3	. b	What i	42.58.11 2). 195.38.14.1 is meant by 'blocking' in tages of multi stage space	circuit switching netv		10
		switch size of	ing. (1). Sketch the three n=5, k=2. What is the co r the same specification	e stage Space Division ondition required to I	n switch with N=15, group make it non blocking?	
Q.4	. à		OSI reference model and responsible for (1), end			10

raper / Subject Code: 88962 / Computer Communication Networks

Define the utilization or efficiency of the line and derive the expression for . b stop and wait flow control. Calculate the maximum link utilization for the following cases:-

10

- 1. Stop and wait flow control
- 2. Sliding window flow control with window sizes of 4 and 7 $\,$

Link specifications:

Frame length= 1000 bits/frame


Velocity of propagation = 2 X 108 m/sec

Link distance= 20km

Data rate= 20 Mbps

Б.а

Apply Dijkstra's and Bellman Ford algorithm to the given network and find the least cost path between source node 1 to all other nodes.



- Draw and Explain TCP header format with the help of a neat diagram. Q.5.b
- 10

Write short note on: (Any TWO) Q.6.

20

- Congestion control techniques
- b) ADSL
- Compare IPv4 and IPv6 c)
- CSMA/CD

TE/ETRX-SemVI/choice based/22-05-19

(3 Hours) [Total Marks: 80] N.B.: (1) Question No. 1 is Compulsory. (2) Attempt any three questions out of remaining five. (3) Each question carries 20 marks and sub-question carry equal marks. (4) Assume suitable data if required. 1. Solve any 4 of the following; (20)Draw and explain AND gate using pass transistor logic (a) (5)(b) (5) Implement Y= (A+B.C) using dynamic CMOS logic. Explain low power design consideration (5) (d) Implement half adder circuit using static CMOS. (5) Draw schematic for 6T SRAM cell and explain its stability criteria (e) (5)Explain concept of precharge and evolution in dynamic CMOS (a) (10)Define scaling? Explain various types of scaling in detail (b) (10)Compare Ripple carry adder and carry-look-ahead adder. Explain 4 bit CLA (a) (10)adder implementation. Explain various techniques of clock generation. Discuss 'H' Tree clock (b) (10)distribution Consider a CMOS inverter circuit with following parameter (a) (10) $V_{Ton} = 0.6 \text{ V}, V_{Top} = -0.7 \text{ V},$ $\mu_n \text{ Cox} = 60 \mu \text{A/V}^2$, $(\text{W/L})_n = 8$ $\mu_p \text{Cox}=25\mu\text{A/V}^2$, $(\text{W/L})_p = 12$ Calculate noise margins and switching threshold of the inverter. The power supply voltage $V_{DD} = 3.3V$ Implement 4:1 MUX using pass transmission logic. Explain advantages of using (10)transmission gates. (a) Explain Barrel shifter in brief. (10)(b) Draw JK flip flop using CMOS and explain its operation. (10)Write short notes on any two of the following: (20)(a) ESD protection techniques (b) Interconnect scaling and crosstalk

(c) Sense Amplifier

(d) NAND based ROM array.

TE/Sem II/ Choise based/ETRX/28.5119

(3 Hrs)

Total Marks: 80

NOTE: 1) Question number 1 is compulsory.

2) Attempt any three questions from the remaining five questions.

3) Assume suitable data wherever necessary.

- Q.1 How will you obtain z-transform of the D.T signal x(nT), from laplace transform of sampled (5) a) version of x(t), using $z = e^{st}$
 - Check whether the following system is static/dynamic; linear/non-linear, shift variant/shift (5) b) invariant and casusal/non-causal

$$i)y(t) = x(t) \cos 100\pi t$$

$$ii) y(n) = n.x(n)$$


c) Determine DTFS for the sequence $x(n) = 4\cos\frac{\pi n}{2}$

(5)

Prove that energy of a power signal is infinite and power of an energy signal is zero. d) (5)

Find the even and odd parts of the signal shown in figure a)

(5)



Verify periodicity of the following continuous time signals, if periodic, find the (5) b) fundamental period.

i)x(t) =
$$2\cos(\frac{t}{4})$$

ii) x(n) = $2\cos(\frac{2\pi n}{3}) + 3\cos(\frac{2\pi n}{7})$

The analog signal x(t) is given below: (10) $x(t) = 5\cos 50\pi t + 2\sin 200\pi t - 2\cos 100\pi t$

Determine the minimum sampling frequency and the sampled version of analog signal at this frequency. Sketch the waveform and show the sampling points.

The transfer function of discrete time causal system is given by, Q.3

(10)

$$H(Z) = \frac{1 - Z^{-1}}{1 - 0.2Z^{-1} - 0.15Z^{-2}}$$

Draw cascade and parallel realization.

b) Perform the following convolution operation of two functions in time domain. $x_1(t) = e^{-4t} u(t)$ $x_2(t) = u(t-4)$


(10)

Using the Laplace Transform determine the complete response of the system described by (10 0.4 the equation:


$$\frac{d^{2}y(t)}{dt^{2}} + 5\frac{dy(t)}{dt} + 4y(t) = \frac{dx(t)}{dt}$$

Assume that initial conditions of the system are y(0) = 0 and y'(0) = 1 at input $x(t) = e^{-2t} u(t)$

Obtain the exponential form of the Fourier series representation of the signal shown in (10) following signal:



Determine the FT of the periodic impulse function shown in figure. Q.5 (10)



A causal LTI system has a transfer function $H(Z) = H_1(Z)$. $H_2(Z)$,

- where $H_1(Z) = \frac{1 0.2Z^{-1}}{1 + 0.5Z^{-1}}$, $H_2(Z) = \frac{1}{1 + 0.3Z^{-1}}$
- i)If the system is stable, give it's ROC
- ii) Find the impulse response of the system
- (iii) Find the system response if $X(Z) = \frac{100001 \text{ smit absorbed to note that } 1 0.2Z^{-1}$
- iv) Draw the pole-zero diagram.
- a) Prove Duality property of fourier transform. (05)
 - Define the ESD and PSD. What is the relation of ESD and PSD with auto correlation? (05)
- of Determine the impulse response for the cascade of two LTI systems having impulse (05)response $h_1(n) = (\frac{1}{3})^n u(n)$ and $h_2(n) = (\frac{1}{4})^n u(n)$
- d) Find initial and final value of signal. (05)

68388

TE (ETRX) Sem VI Choice Based - (DLOC) = 03 06 19

(Time: 3 Hours)

[Total Marks: 80]

N.B:	(1)	Question	No.1	is	compulsory.
------	-----	----------	------	----	-------------

(2) Solves any three out of remaining question.(3) Assume suitable data if necessary.

Q.1	Solv	ve any Four	
	a.	State the phases of new product development.	05
	b.	What are the metrics in software designing?	05
	c.	What is shielding? Explain with neat diagram,	05
	d.	State clearly the limitations and advantages of the Spiral model in EPD.	්.05 ි
	e.	What is the difference between active and passive component.	05
Q.2	a.	Design the front panel of a function generator by taking care of ergonomics and aesthetic design considerations.	10
	b.	Explain the concept of coupling and cohesion.	10
Q.3	a.	Explain the V Cycle model with all the steps and proper justification.	10
	b.	What is the need of PCB testing? Explain the following methods of PCB testing in details:-	10
		 i) In-circuit testing ii) Functional testing iii) Boundary scan testing iv) Complex board testing 	
Q.4		What is the role of characterization in case of debugging and	10
		troubleshooting?	
	b.	Explain how mapping of functions to hardware is done in architectural design.	10
Q.5		Write the checklist for developing effective Manuals for the international Market.	10
		How to handle EMI/EMC issues in an Electronic Product?	05
		Explain the need of ESD Protection in PCB Designing.	05
	Writ	te short note on (any four)	
Q.6		Different grounding methodologies	05
		Need of Prototyping	05
28/20	Y 100 11 11 11	Black box testing and white box testing	05
230	5a Y.	Different types of termination methods used in PCB designing	05
100		Different software models with advantage and disadvantage	05

Paper / Subject Code: 88967 / Elective - II Wireless Communication TE (ETRX) Sem VI Choice Based (DLOC) - 03/06/19 Time: 3 Hrs Marks: 80 N.B. 1) Question number ONE is compulsory. 2) Attempt any THREE questions from remaining questions. 3) All questions carry equal marks. Q1 a) Compare Microcell, Metrocell, Picocell, Femtocell and WiFi in terms of cell radius, power level in watts and number of users. b) Differentiate between CDMA, TDMA and FDMA 5 c) Explain services and features of GSM 5 e) Explain mobility and resource management 5 Q2 a) Consider a cellular system in which the total available voice channels to handle traffic are 480. The area of each cell is 5 sq.km. and the total coverage area of the system is 3000 sq.km. 10 1) For the cluster size of 7, find the no. of channels per cell, no. of clusters, and the system capacity. 2) For the cluster size of 4, repeat the above calculations. 3) Comment on result. b) Explain different channel assignment strategies in cellular system. 10 Q3 a) What is Huygen's principle of diffraction? Explain Knife -edge Diffraction Model. 10 b) Explain types of Small scale Fading based on multipath time delay spread. 10 Q4 a) Draw a well labelled diagram and explain in detail the architecture of GSM. 10 b) Explain the terms related to GSM 10 1. Diagonal Interleaving 2. Ciphering 3. SIM 4. IMSI Number 5. SMS Q5 a) Explain IS 95 forward and reverse channels. 10 b) Explain UMTS network architecture in detail with interfaces 10 Q6 Write short notes on following 20 a) Factors influencing Small Scale fading b) DSSS and FHSS c) Erlang B and Erlang C system d) CDMA 2000

Paper / Subje	ct Code: 88	968 / Electiv	ve - 11 C	omputer Org	anization an		A Logia
F(ETRX)	Sem ?	T Ch	oice	Based	CDLO	c) -03/0	16/2017
	Time:	3 Hours			Max Ma	arks: 80	
: 1) Question no. 1	is compulso	ry.	ivo quos	tions			
2) Attempt any thr	ee out of the	remaining I	ive ques	HOHS			
3) Use suitable dat	a, wherever	necessary.					
: Attempt any four				×.			(20)
a. Explain the fun	ction of give MA	n CPU regis AR, MDR, I	ters used R, PC, S	l in Von Neun P	nann modèl:		
b. Differentiate bet							
c. Why does a supe							
d. Define Micro-op	eration, Mic	roinstruction	n, Micro	-program, Mic	cro-code.		
e. In a multiprocess of the application	is paralleliz	able, compu	ite the ac	mevable spec	dup by appin		aw.
(a) Show the mult	iplication pro	cess using l	Booth's	algorithm and	multiply the	following:	
	Multiplicand Multiplier =	1 = +23					(10)
2 (b) Explain cache	memory map	ping technic	ques wit	n an example			(10)
						e od	
3(a) Demonstrate the	e advantages	of pipelinin	ig and ex	plain various	types of pipe	line hazards	
and their so	lutions. Give	examples					(10)
3(b) Explain in deta	il hardwired	control. Dis	cuss any	one method t	o implement	it.	(10)
4(a) Explain page r following s 2 3 8	eplacement of tring using F	IFO and LR	U metho	d. Consider p	, page hit, hit age frame siz	ratio for the $e = 3$.	(10)
4(b) Explain in det	ail, different	types of bus	ses and n	nethods of arb	itration.		(10)
				12 C			(10)
) 5(a) Explain in det	the second of the second of the	1 10 10 10 10	The same of			\$	
) 5(b)Explain Flynn	's classificat	on for paral	lel proce	ssing systems	.	ò	(10)
							(20
Q 6. Write short note	es on (any for	ar) .					*
a. IEEE 754 form b. PCI bus Archi c. NUMA							
1 Chiefor compi	ıting	5	NIID D 1	(D2) instruction	ion		*
e. Control seque	nce for the ex	recution of	SUB KI,	(KZ) instructi	1011.		
CAS SAN	A CONTRACT			ANTARA NATIONAL	Darriskin		

Page 1 of 1