## K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

(B. Tech / M. Tech.) Program: Artificial Intelligence and Data Science Scheme I/II/IIB/III:IIB Regular/Supplementary Examination: SY Semester: III
Course Code: AIC304 and Course Name: Digital Logic and Computer Architecture

Date of Exam: 28/11/2024 Duration: 02.5 Hours Max. Marks: 60

(2	)All questions are compulsory. )Draw neat diagrams wherever applicable. )Assume suitable data, if necessary.			
Q. No	Question	Max. Marks	СО	B
Q	Solve any two questions out of three: (05 marks each)	10	A Hilay	ICV
a)	Convert Decimal number to binary, octal and hexadecimal. (Use standard method and show all the steps) i) (1032) <sub>10</sub> ii) (655) <sub>10</sub>		COI	U
b)	Perform BCD subtraction using 9's complement method. i) (39) <sub>10</sub> -(43) <sub>10</sub> ii)(72) <sub>10</sub> -(23) <sub>10</sub>		CO2	Ap
c)	What is Multiplexer? States its types and truth table.		CO3	U
Q 2	Solve any two questions out of three: (05 marks each)	10	003	0
a).	Explain RISC architecture.		CO4	U
b)	List and explain memory characteristics.		CO5	U
:)	Explain Amdahl's Law and its significance in parallel computing?		CO6	U
2.3	Solve any two questions out of three. (10 marks each)	20	000	0
)	Using Booth's algorithm performs multiplication of a given number. $(5)_{10}$ $X(7)_{10}$		CO2	Ap
)	Represent given numbers (12.375) <sub>10</sub> using single-precision and double-precision floating-point formats according to the IEEE 754 standard.		CO2	Ap
	What is control unit? List its types and differentiate between them.		CO4*	U
.4	Solve any two questions out of three. (10 marks each)	20	0011	-
	Consider a 2 way set associative mapped cache of size 16 KB with block size 256 bytes. The size of the main memory is 128 KB. Find-	_	CO5	Ap
	1. Number of bits in tag 2. No. of sets in main memory. 3. No. of bits in a set.			

## K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

Regular/Su	Artificial Intelligence and Data Science Scheme I/II/IIB/III:IIB oplementary Examination: SY Semester: III C304 and Course Name: Digital Logic and Computer Architecture			
Date of Exam: 28/11/2024	The soft and Course Name. Digital Logic and Computer Architecture			
Date of Dating	Duration: 02.5 Hours	Max. Marks: 60		
05-02-25	BELEVICE STREET	Transition of		

	4. Word size.		-2672
	How many bits are required to represent a memory physical address shown with format?		
b)	Draw and explain Instruction cycle state diagram with and without interrupt handling.	CO3	U
c)	What are the different types of hazards in pipelining? Describe any two types with appropriate examples.	CO6	U

\*\*\*\*\*\*\*\*\*