K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

Nov - Dec 2024

(B. Tech / M. Tech.) Program: B. Tech. Scheme I/II/IIB/III:

Regular Examination: SY Semester: III

Course Code: C304 and Course Name: Digital Logic & Computer Architecture

Duration: 02.5 Hours Date of Exam: 16-

)A		ons: uestions are compulsory. neat diagrams wherever applicable. me suitable data, if necessary.	STEETS			O.T.
5)A	Assur	me suitable data, il lie	Max. Marks	СО		BT evel
2.		Question			-	
No.		Solve any two questions out of three: (05 marks each)	10			PHARES N
2 1				CO	1	Ap
a)		Perform the following with required steps - i) Convert (340) 10 to excess-3 code. (1 mark) ii) Convert Hexadecimal to decimal: E7A9 (2 marks) iii) Convert Hexadecimal to binary: 3A9D.A0C (2 marks)				1
-		iii) Convert Hexadecimar to		CC		Ap
b)	truth table and logic symbol diagram.		C	04	U
C	c)	truth table and logic symbol diagram Explain advantages and disadvantages of Micro-programmed control unit.	10			
-	Q 2	Solve any two questions out of three: (05 marks each)		-		U
1	\ -	Write the symbol, truth table, and output expression for each of the basic		(CO1	U
1	a)	Write the symbol, truth table, and output expression and universal logic gates.	-	-	CO5	U
1	Hai	Memory in Detail.	-	-	CO6	U
	b)	Explain Associative Memory Memory Memory What is bus arbitration? Explain any one techniques of bus arbitration?		_	000	
	c)	What is bus arbitration? Explain the (10 marks each)	2	20		
	Q.3	Solve any two questions out of three. (10 marks each)		+	CO2	A
	a)	 i) Perform the multiplication between 13 X 11 using Booth's multiplication Algorithm. ii) Draw the single and double precision format for representing floating the precision format for representing floating floating the precision format for representing floating float	ng Ids		002	
		point number using 1222			CO3	3 A
	b	i) Implement full adder using 8:1 Mux and Draw the Logic Diagram. ii) Explain Register Organization in detail with a neat diagram.		-)4
		i) Explain Micro operations with example. ii) Describe Architecture of Hardwired Control Unit.				

K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

Nov - Dec 2024

(B. Tech / M. Tech.) Program: B. Tech. Scheme I/II/IIB/III:

Regular Examination: SY Semester: III

Course Code: C304 and Course Name: Digital Logic & Computer Architecture

Date of Exam: 16-12-24 Duration: 02.5 Hours Max. Marks: 60

Q.4	Solve any two questions out of three. (10 marks each)	20	1	
a)	Draw and Explain the Flowchart for the Restoring Algorithm and Find 15 divided by 4 using Restoring Division Algorithm For Unsigned Integer.		CO2	Ap
b)	i) Explain Interleaved Memory in Detail. ii) Describe Cache coherence and write policies.		CO5	U
c)	Explain Flynn's Classification with neat diagram.		CO6	U

Page 2 of 2