K. J. Somaiya Institute of Technology, Sion, Mumbai-22 (Autonomous College Affiliated to University of Mumbai)

B. Tech Program: Electronics and Telecommunications

Regular Examination: LY

c)

of SOC design.

May 2025

Scheme: III

Semester: VIII

Course Name: System On Chip Course Code: EXCDL8023 Max. Marks: 60 Duration: 02.5 Hours Date of Exam: 21/05/2025 Instructions: (1) All questions are compulsory. (2) Draw neat diagrams wherever applicable. (3) Assume suitable data, if necessary. BT CO Marks 10 Solve any two questions out of three: (05 marks each) CO₁ An Discuss the concept of 'Building a wrong chip' and 'Building a chip wrong'. a) U Discuss briefly about the choice of processor architecture in multi*processor SOC based on CO₂ b) granularity and uniformity of tasks. U CO6 What is clock skew? Why to avoid it? 10 Solve any two questions out of three: (05 marks each) Q_2 CO₃ A Write Verilog code for 4:1 Mux with priority logic U CO₄ Write short note on emulators. b) U CO₅ What is placement in SOC design? 20 Solve any two questions out of three. (10 marks each) Q.3 Explain the detailed SoC Design Flow for application Specific processor-based design CO₁ U a) methodology with proper diagram. U CO₂ Suggest best possible early choice for following communication requirements. Draw the communication structure. Low cost and good flexibility Good throughput and Good Flexibility Best latency and throughput U C₀6 Explain Clock Tress Synthesis in details. 20 Solve any two questions out of three. (10 marks each) Q.4 U CO₄ Write short note on testbench verification. a) U CO₃ Write and explain any five RTL guidelines with example. b) CO₅ U Write different formats and describe the contents of the files encountered in different stages
